International J. of Multidispl.Research & Advcs. in Engg.(IJMRAE), ISSN 0975-7074, Vol. 9, No. III (December 2017), pp 55-62

C-V CHARACTERIZATION OF MOS IN THE PRESENCE OF HCL FOR OXIDATION PROCESS

MANISH MISHRA¹, ABHINAV SHUKLA², U. N. TRIPATHI³

 ^{1,2} Department of Electronics, DDU Gorakhpur University, Gorakhpur- 273009
³ Department of Computer Science, DDU Gorakhpur University, Gorakhpur- 273009 manish.ddu1976@gmail.com

Abstract

In the proposed paper C-V characterization of MOS fabricated in HCl environment at the time of oxidation is studied. To establish a comparative result, the C-V characterization of MOS without HCl at the time of oxidation is also studied and the final results are presented which are helpful in bulk micromachining of silicon.

Key words: MOS, C-V measurement, Silicon, Oxidation, Micromachining.

1. INTRODUCTION

Capacitance –Voltage measurement of MOS capacitors is a rich source of information about the structure, which is of direct interest when one evaluates the MOS process. Since the MOS structure is simple to fabricate, the technique is widely used. To understand capacitance-voltage measurement one must first be familiar with the frequency dependence of the measurement. This frequency dependence occurs primarily in inversion since certain amount of time is needed to generate the minority carriers in the inversion layer [1]. Thermal equilibrium is, therefore, not immediately obtained.

The low frequency or quasi-static measurement maintains thermal equilibrium at all times. The capacitance observed in this condition is the ratio of the change in charge to the change in gate voltage; measurements are made while the capacitor is in equilibrium [2]. A typical measurement is performed with an electrometer, which measures the charge added per unit time as the applied gate voltage is slowly varied [3].

The high frequency capacitance is obtained from a small signal capacitance measurement at high frequency. The bias voltage on the gate is varied slowly to obtain the capacitance versus voltage characteristics. Under such condition, the charge in the inversion layer does not change from the equilibrium value at the applied dc voltage. The high frequency capacitance, therefore, reflects only the charge variation in the depletion layer or rather the small movement of the inversion layer change [4].

In the next section the simple capacitance model is derived which is based on the full depletion approximation including our basic assumptions. The comparison with the exact low frequency capacitance will reveal that the largest error occurs at the flat band voltage. The exact flat band capacitance is derived using the linearized Poisson's equation [5].

2. SIMPLE CAPACITANCE MODEL

The MOS structure is treated as a series connection of two capacitors: the capacitance of the oxide and the capacitance of the depletion layer. In accumulation, there is no depletion layer. The remaining capacitor is because of the oxide capacitance. Thus, the capacitance equals:

$$C_{LF} = C_{HF} = C_{ox} \quad ; \text{ for } V_G \le V_{FB} \tag{1}$$

In depletion, the MOS capacitance is obtained from the series connection of the oxide capacitance and the depletion layer capacitance.

$$C_{LF} = C_{HF} = \frac{1}{\frac{1}{\varepsilon_{0X} + \frac{x_d}{\varepsilon_s}}} ; \text{ for } V_{FB} \le V_G \le V_T$$
(2)

Where x_d is the variable depletion layer width which is obtained from:

$$x_d = \sqrt{\frac{2\varepsilon_s \Phi_s}{qN_d}} \tag{3}$$

In order to obtain the capacitance corresponding to a specific value of the gate voltage; the relation between the potential across the depletion region and the gate voltage is used, which is given as [6]:

$$V_{G} = V_{FB} + \Phi_{s} + \sqrt{\frac{2\varepsilon_{s}qN_{a}\Phi_{s}}{c_{ox}}} \quad ; \text{ for } \quad 0 \le \Phi_{s} \le 2\Phi_{F} \tag{4}$$

In inversion, the capacitance becomes independent of the gate voltage [7]. The low frequency capacitance equals the oxide capacitance since charges are added to and removed from the inversion layer. The high frequency capacitance is obtained from the series connection of the oxide capacitance and the capacitance of the depletion layer having its maximum width, X_{dT} . The capacitances are given by:

$$C_{LF} = C_{ox} \text{ and } C_{HF} = \frac{1}{\frac{1}{c_{ox}} + \frac{x_{dT}}{\varepsilon_{g}}} ; \text{ for } V_G \ge V_T$$
 (5)

3. FLAT BAND CAPACITANCE

To obtain the actual flat band capacitance, the Poisson's equation is first linearized. Since the potential across the semiconductor at flat band is zero, we expect the potential to be small as we very the gate voltage around the flat band voltage. Poisson's equation can, thus, be simplified to [8]:

$$\frac{d^2 \Phi}{dx^2} = \frac{q}{\varepsilon_s} \left(N_a^+ - p \right) = \frac{q N_a}{\varepsilon_s} \left(1 - e^{\frac{-\Phi}{VT}} \right)$$
(6)

$$\approx \frac{qN_a \Phi}{\varepsilon_s v_t} \tag{7}$$

The solution of this equation is:

$$\varphi = \varphi_s e^{-\frac{x}{L_D}}$$
, with $L_{D} = \sqrt{\frac{\varepsilon_s V_t}{q N_a}}$ (8)

Where, Φ_s is the potential at the surface of the semiconductor and L_D is the Debye length. The solution of the potential enables the derivation of the capacitance of the semiconductor under flat band condition; thus:

$$C_{SFB} = \frac{d\theta_s}{d\Phi_s} = \frac{d\left(\varepsilon_s, \frac{\Phi_s}{L_D}\right)}{d\Phi_s} = \frac{\varepsilon_s}{L_D}$$
(9)

The flat band capacitance of the MOS structure is obtained by calculating the series connection of the oxide capacitor and the capacitance of the semiconductor:

$$C_{FB} = \frac{1}{\frac{1}{c_{ox}} + \frac{L_d}{\varepsilon_s}}$$
(10)

4. DEEP DEPLETION CAPACITANCE

Deep depletion occurs in MOS capacitor when measuring the high – frequency capacitance while sweeping the gate voltage "quickly". Quickly means that the gate voltage must be changed fast enough so that the structure could not attain the thermal equilibrium.

When ramping the voltage from flat band to threshold and beyond, the inversion layer is not or only partially formed. This occurs since the generation of minority carriers cannot keep up with the amount needed to from the full inversion layer. The depletion layer, therefore, keeps increasing beyond its maximum thermal equilibrium value, X_{dT} ; resulting in a capacitance which further decreases with voltage [9,10].

5. EXPERIMENTAL CALCULATION OF C-V MEASUREMENT

For a MOS capacitor system with p-type Si substrate having resistivity 30-50 Ω .cm and the thickness of SiO₂ layer is 0.1 μ m.

5.1 Doping Density of Acceptor Atoms

Resistivity of p- type substrate $\rho_p = 30 \Omega.cm$

Mobility of hole $\mu_P = 500 \text{ cm}^2 \text{ N-s}$

Electronic charge $q = 1.6 \times 10^{-19} \text{ C}$

We know that,

$$\label{eq:rho} \begin{split} \rho_p &= 1/ \; (N_A \! \times \! q \! \times \! \mu_p) \qquad i.e. \qquad 30 = 1/ \; (N_A \! \times \! 1.6 \times \! 10^{\text{-19}} \! \times \! 500) \\ N_A &= 2.08 \; \times \! 10^{15} \; / \text{cm}^3 \end{split}$$

5.2 The Bulk Potential of the MOS System

Doping density of acceptor atom $N_A = 2.08 \times 10^{15}$ /cm³ Density of change in intrinsic Si , $n_i = 1.5 \times 10^{10}$ /cm³

We know that,

$$\Phi_{\rm F} = \frac{KT}{q} \ln\left(\frac{N_a}{n_i}\right) = 0.0259 \ln\left(\frac{2.08 \times 10^{15}}{1.5 \times 10^{10}}\right) = 0.306 \,\,{\rm V}$$

5.3 Width of Depletion Region

Permittivity of Si, $\varepsilon_s = 11.8 \times 8.85 \times 10^{-14}$ F/cm Bulk potential of MOS system, $\Phi_F = 0.265$ V Electronic charge $q = 1.6 \times 10^{-19}$ C

$$N_A = 2.08 \times 10^{15} / cm^3$$

We know that,

$$W_{max} = \sqrt{\frac{2\varepsilon_s \Phi_s(inv)}{qN_A}} = \sqrt{\frac{4\varepsilon_s k T \ln(\frac{N_A}{n_i})}{q^2 N_A}} = 0.6197 \,\mu\text{m}$$

5.4 Insulator Capacitance

Permittivity of the insulating layer (SiO2), $\epsilon_i = 3.9 \times 8.85 \times 10^{-14}$ F/cm Insulator thickness, d = 0.1 µm

We know that,

$$\begin{split} &C_i = \epsilon_i A \ / \ d \\ &A = (250)^2 \times (10^{\text{-}4})^2 \times 3.14 = 1.96 \times 10^{\text{-}3} \ \text{cm}^2 \\ &C_i = (3.9 \times 8.85 \times 10^{\text{-}14} \times 1.96 \times 10^{\text{-}13}) \ / \ (0.1 \times 10^{\text{-}4}) \\ &C_i = \ 67.77 \ \text{pF} \end{split}$$

5.5 Charge Per unit Area in the Depletion Region at Strong Inversion

Electronic charge $q = 1.6 \times 10^{-19} c$

Doping density of acceptor atom, $N_A = 2.08 \times 10^{15}$ /cm³

Width of the depletion region, $W_M = 1.289 \ \mu m$

We know that,

$$Q_d = -qN_AW_M = -2.062 \times 10^{-8} \text{ C/cm}^2$$

5.6 Threshold Voltage

Charge per unit area in the depletion region at strong inversion

 $Q_{d} = -2.062 \times 10^{\text{-8}} \ C/cm^{2}$

Insulator capacitance, $C_i = 0.034 \text{ pF} = 34.515 \text{ nF/cm}^2$

The bulk potential of the MOS system $\Phi_F = 0.306 \text{ V}$

We know that,

$$V_{\rm T} = -\frac{Q_d}{c_i} + 2\Phi_{\rm F} = 1.209 \text{ V}$$

5.7 Depletion Layer Capacitance at Maximum Depletion

Permittivity of Si, $\varepsilon_s = 11.8 \times 8.85 \times 10^{-14}$ F/cm

Width of the depletion region, $W = 0.6197 \ \mu m$

We know that,

 $C_d = \epsilon_s / W_M = 16.851 \text{ pF/cm}^2$

5.8 Total Capacitance at Maximum Depletion

$$C = \frac{c_i c_D}{c_i + c_D} = 11.32 \text{ pF}/\text{cm}^2$$

6. CV MEASUREMENT:-

After C-V measurement, a plot between capacitance and voltage with and without HCL and is shown in figure 1 and 2 respectively.



Fig 1: C-V plot without HCl



Fig 2: C-V plot with HCl

7. RESULTS

In the calculation of CV measurement, it is obtained that Doping density of acceptor atom, $N_A = 2.08 \times 10^{15}$ /cm³ The bulk potential of the MOS system: $\Phi_F = 0.306$ V Width of the depletion region, $W_M = 0.6197 \mu m$ Insulator Capacitance: $C_i = 67.77 \text{ pF}$ Change per unit area in the depletion region at string in version: $Q_d == -2.062 \times 10^{-8} \text{ C/cm}^2$ Threshold voltage: $V_T = 1.209 \text{ V}$ Depletion layer capacitance at maximum depletion: $C_d = 16.851 \text{ pF}$ /cm² Total capacitance at maximum depletion: $C_{min} = 11.32 \text{ pF}$

CONCLUSION

In the study and design of the MOS fabrication and C-V measurement together with fabrication of p-n junction diode, it is observed that if HCl is introduced during oxidation step; it results into drastic reduction of leakage current; besides this an improvement in breakdown voltage is also observed.

REFERENCES

[1] Tsuneya Ando, Yasutada Uemura "Theory of Oscillatory g Factor in an MOS Inversion Layer under Strong Magnetic Fields", Journal of the Physical Society of Japan, Vol. 37 (1974), No. 4, PP 1044-1052.

[2] Yasuyuki Ohkura "Quantum effects in Si n-MOS inversion layer at high substrate concentration" Solid State Electronics, Vol 33, Issue 12, Dec 1990, pages 1581-1585

[3] R.V. Langevelde, F.M. Klaassen "An Explicit Surface-potential-based MOSFET Model for Circuit Simulation", Solid-State Electronics, Vol. 44, No. 3, March 2000, pp. 409 – 418.

[4] Y. Ma, L. Liu, Z. Yu, Z. Li "Validity and Applicability of Triangular Potential well pproximation in Modeling of MOS Structure Inversion and Accumulation Layer", IEEE Transactions on Electron devices, Vol.47, No. 9, Sept. 2000, pp. 1764 – 1767.

[5] Y.T. Hou, M.F. Li "Hole Quantization Effects and Threshold Voltage Shift in pMOSFETassessed by Improved One-band Effective Mass Approximation, IEEE Transactions on Electron Devices", Vol. 48, No. 6, June 2001, pp. 1188 – 1193. [6] J. He,X. Xi, H. Wan, M. Dunga, M. Chan, A.M. Niknejad: BSIM5 "An Advanced Charge based MOSFET Model for Nanoscale VLSI Circuit Simulation", Solid-State Electronics, Vol. 51, No. 3, March 2007, pp. 433 – 444.

[7] Y.T. Hou, M.F. Li " A Simple and Efficient Model for Quantization Effects of Hole Inversion Layers in MOS Devices", IEEE Transactions on Electron Devices, Vol. 48, No. 12, Dec. 2001, pp. 2893 – 2898.

[8] Y.T. Hou, M.F. Li, Y. Jin "Hole Quantization and Hole Direct Tunneling in Deep Submicron p-MOSFETs", 6th International Conference on Solid-State and Integrated-Circuit Technology, Vol. 2, Shanghai, China, Oct. 2001, pp. 895 – 900.

[9] Rejaiba Omar, Ben Amar Mohamed, Matoussi Adel "Effects of series and parallel resistances on the C-V characteristics of silicon-based metal oxide semiconductor (MOS) devices", The European Physical Journal Plus, April 2015, Vol 130, no 80, pp 1087-1094.

[10] Giuseppe Luongo et. al."I-V and C-V Characterization of a High-Responsivity Graphene/Silicon Photodiode with Embedded MOS Capacitor" Nanomaterials 2017, 7(7), 158

[11] Pengkun Xia et.al. "Impact and Origin of Interface States in MOS Capacitor with Monolayer MoS2 and HfO2High-k Dielectric" Scientific Reports, www.nature.com, Jan 2017.